PATENT

## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

## **Listing of Claims:**

- 14. (Original) An integrated circuit comprising:
- a series of circuits;
- a phase detector having a first input coupled to an input of the series of circuits and a second input coupled to an output of the series of circuits;
- an up/down counter having an input coupled to an output of the phase detector; and
- a first variable-delay block having a control input coupled to an output of the up/down counter.

wherein the series of circuits comprises:

- a second variable-delay block having a control input coupled to the output of the up/down counter; and
  - a frequency divider.
- 15. (Original) The integrated circuit of claim 14 further comprising:
  a first flip-flop having a clock input coupled to an output of the first variable-delay block; and
- a second flip-flop having a complementary clock input coupled to the output of the first variable-delay block.
  - 16. (Original) The integrated circuit of claim 15 further comprising:
    a third flip-flop coupled between the phase detector and the up/down counter.
- 17. (Original) The integrated circuit of claim 14 wherein an input of the second variable-delay block is coupled to an output of the frequency divider.

PAGE 6/10 \* RCVD AT 3/21/2005 9:12:50 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/0 \* DNIS:8729306 \* CSID:5306720472 \* DURATION (mm-ss):02-40

**PATENT** 

- 18. (Original) The integrated circuit of claim 14 wherein an output of the frequency divider is coupled to an input of the second variable-delay block.
  - 19. (Original) An integrated circuit comprising:
- a series combination of a first frequency divider and a first variable-delay block, configured to receive a first clock signal;
- a phase detector configured to receive the first clock signal and an output from the series combination:

an up/down counter configured to receive an output from the phase detector; and a second variable-delay block configured to receive a second clock signal, wherein the first variable-delay block and the second variable-delay block are configured to receive an output from the up/down counter.

- 20. (Original) The integrated circuit of claim 19 wherein the first frequency divider is configured to receive the first clock signal and the first variable-delay block is configured to receive an output from the first frequency divider.
- 21. (Original) The integrated circuit of claim 19 wherein the first variable-delay block is configured to receive the first clock signal and the first frequency divider is configured to receive an output from the first variable-delay block.
- 22. (Original) The integrated circuit of claim 19 further comprising:
  a first flip-flop having a clock input configured to receive an output of the first
  variable-delay block; and

a second flip-flop having a complementary clock input configured to receive the output of the first variable-delay block.

23. (Original) The integrated circuit of claim 22 further comprising: a memory configured to receive an output of the first flip-flop and an output of the second flip-flop.

PAGE 7/10 \* RCVD AT 3/21/2005 9:12:50 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/0 \* DNIS:8729306 \* CSID:5306720472 \* DURATION (mm-ss):02-40

PATENT

- 24. (Original) The integrated circuit of claim 22 further comprising:

  an synchronous dynamic random access memory configured to receive an output of the first flip-flop and an output of the second flip-flop.
  - 25. (Original) The integrated circuit of claim 19 further comprising: a third flip-flop coupled between the phase detector and the up/down counter.
- 26. (Original) The integrated circuit of claim 25 further comprising:
  a second frequency divider configured to receive the first clock signal to provide a
  third clock signal to the up/down counter.
- 27. (Original) The integrated circuit of claim 19 wherein the integrated circuit is a programmable logic device.
  - 28. (Original) A computing system comprising:
    a multiple-data-rate memory; and
    the integrated circuit of claim 14 coupled to the multiple-data-rate memory.
- 29. (Original) The computing system of claim 28 wherein the multiple-data-rate memory is a double-data-rate memory.
  - 30. (Original) An integrated circuit comprising: a series of circuits comprising:
    - a dividing means for dividing a frequency of a clock signal; and
    - a first delaying means for delaying a clock signal by a first duration,

wherein the series of circuits receives a first clock signal and provides a second clock signal, the second clock signal delayed and divided in frequency from the first clock signal;

phase detector means for receiving the first and second clock signals, and providing an output;

PAGE 8/10 \* RCVD AT 3/21/2005 9:12:50 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/0 \* DNIS:8729306 \* CSID:5306720472 \* DURATION (mm-ss):02-40

PATENT

a second delaying means for delaying a third clock signal by a second duration; and

adjustment means for increasing or decreasing the first and second durations based on the output of the phase detector means.

- 31. (Original) The integrated circuit of claim 30 wherein the series of circuits provides the second clock signal by first dividing the frequency of the first clock signal.
- 32. (Original) The integrated circuit of claim 31 wherein the frequency of the first clock signal is divided by a value selected from the group consisting of 4, 8, and 16.
- 33. (Original) The integrated circuit of claim 30 wherein the series of circuits provides the second clock signal by delaying the first clock signal before dividing its frequency.

PAGE 9/10 \* RCVD AT 3/21/2005 9:12:50 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/0 \* DNIS:8729306 \* CSID:5306720472 \* DURATION (mm-ss):02-40